



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/707,608	12/24/2003	CHIH-FENG SUNG	10217-US-PA	1607
31561	7590	12/28/2005	EXAMINER	
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE			TRAN, THUY V	
7 FLOOR-1, NO. 100				
ROOSEVELT ROAD, SECTION 2			ART UNIT	PAPER NUMBER
TAIPEI, 100			2821	
TAIWAN			DATE MAILED: 12/28/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	10/707,608 Examiner Thuy V. Tran	SUNG, CHIH-FENG Art Unit 2821

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on RCE filed 11/25/2005.  
 2a) This action is FINAL.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-22 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-22 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 24 December 2003 is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____

## DETAILED ACTION

This is a response to the Applicant's Request for Continued Examination (RCE) filed on 11/25/2005. In virtue of this request:

- Claims 1-17 were originally filed;
- Claims 18-22 are newly added; and thus,
- Claims 1-22 are now presented in the instant application.

### *Request for Continued Examination Entered*

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/25/2005 has been entered.

### *Claim Rejections - 35 USC § 102*

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

*A person shall be entitled to a patent unless –*

*(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.*

3. Claims 1-22 are rejected under 35 U.S.C. 102(b) as being anticipated by Troutman (U.S. Patent No. 6,157,356).

With respect to claim 1, Troutman discloses, in Figs. 1A and 1B, an organic light-emitting display (see col. 1, line 62) having a plurality of pixels (see Fig. 1B) and a plurality of external power lines (into V<sub>b</sub>; see Fig. 1A and col. 2, line 29); the organic light-emitting display

being characterized in that each of the external power lines diverts into a plurality of internal power lines (lines within pixels; see Figs. 1A and 1B), and each internal power line is electrically connected to at least two of the pixels (see Fig. 1B), wherein the internal power lines connected to different external power lines are separated (see Fig. 1B).

With respect to claim 2, Troutman discloses, in Figs. 1A and 1B, that the external power lines are coupled to a power source [ $V_b$ ].

With respect to claim 3, Troutman discloses, in Figs. 1A and 1B, that the power source [ $V_b$ ] supplies an electric current, and the electric current flows through the internal power lines to reach the pixels.

With respect to claim 4, Troutman discloses, in Figs. 1A and 1B, that the pixels are arranged in a pixel array (see Fig. 1B).

With respect to claim 5, Troutman discloses, in Figs. 1A and 1B, that each of the pixels comprises (i) a switching transistor [102] having a first drain electrode, a first gate electrode, and a first source electrode, wherein the first drain electrode is coupled to a data line [112], and the first gate electrode is coupled to a scan line [110], (ii) a driving transistor [106] having a second drain electrode, a second gate electrode, and a second source electrode, wherein the second gate electrode is coupled to the first source electrode, and the second source electrode is grounded, (iii) a storage capacitor [104], having a first terminal and a second terminal, wherein the first terminal is coupled to the first source electrode and the second gate electrode, and the second terminal is grounded and coupled to the second source electrode, and (iv) a light-emitting device [108], having an anode and a cathode, wherein the anode is coupled to one of the internal power lines and the cathode is coupled to the second drain electrode.

With respect to claim 6, Troutman discloses, in Figs. 1A and 1B, that one terminal of each of the internal power lines is coupled via the external power line to a positive power source [ $V_b$ ].

With respect to claim 7, Troutman discloses, in Figs. 1A and 1B, that the switching transistor [102] comprises a thin film transistor (see col. 2, lines 25-28).

With respect to claim 8, Troutman discloses, in Figs. 1A and 1B, that the driving transistor [106] comprises a thin film transistor (see col. 2, lines 25-28).

With respect to claim 9, Troutman discloses, in Figs. 1A and 1B, that the light-emitting device comprises an organic light-emitting diode [108].

With respect to claim 10, Troutman discloses, in Figs. 1A and 1B, that the light-emitting device comprises a polymer light-emitting diode (see col. 2, lines 23-24).

With respect to claim 11, Troutman discloses, in Figs. 1A and 1B, that the organic light-emitting device comprises an active matrix organic light emitting display (see Fig. 1B; col. 1, line 62).

With respect to claim 12, Troutman discloses, in Figs. 1A and 1B, an organic light-emitting display comprising (1) a pixel array having a plurality of data lines [112a, 11b, 112c], a plurality of scan lines [110a, 110b, 110c], and a plurality of first and second pixels (see Fig. 1B), wherein each of the first and second pixels is electrically connected to one of the scan lines and one of the data lines correspondingly, (2) a first external power line (coming in from  $V_b$ ; see Fig. 1B), driving into a plurality of first internal power lines (within each pixel; see Figs. 1A and 1B), wherein each first internal power line is electrically connected to at least two of the first pixels, (3) a second external power line (coming in from  $V_b$ ; see Fig. 1B), driving into a plurality of

second internal power lines, wherein each second internal power line is electrically connected to at least two of the second pixels, and the first internal power lines and the second internal power lines are separated, and (4) a power source [V<sub>b</sub>] electrically connected to the first and second external power lines (see Figs. 1A and 1B).

With respect to claim 13, Troutman discloses, in Figs. 1A and 1B, that each of the first and second pixels comprises (i) a switching transistor [102] having a first drain electrode, a first gate electrode, and a first source electrode, wherein the first drain electrode is coupled to one of the data lines [112], and the first gate electrode is coupled to one of the scan lines [110], (ii) a driving transistor [106] having a second drain electrode, a second gate electrode, and a second source electrode, wherein the second gate electrode is coupled to the first source electrode, and the second source electrode is grounded, (iii) a storage capacitor [104], having a first terminal and a second terminal, wherein the first terminal is coupled to the first source electrode and the second gate electrode, and the second terminal is grounded and coupled to the second source electrode, and (iv) a light-emitting device [108], having an anode and a cathode, wherein the anode is coupled to one of the first and second internal power lines and the cathode is coupled to the second drain electrode.

With respect to claim 14, Troutman discloses, in Figs. 1A and 1B, that the switching transistor [102] comprises a thin film transistor (see col. 2, lines 25-28).

With respect to claim 15, Troutman discloses, in Figs. 1A and 1B, that the driving transistor [106] comprises a thin film transistor (see col. 2, lines 25-28).

With respect to claim 16, Troutman discloses, in Figs. 1A and 1B, that the light-emitting device comprises an organic light-emitting diode [108].

With respect to claim 17, Troutman discloses, in Figs. 1A and 1B, that the light-emitting device comprises a polymer light-emitting diode (see col. 2, lines 23-24).

With respect to claim 18, Troutman discloses, in Figs. 1A and 1B, an organic light-emitting display having a plurality of pixels (see Fig. 1B) in a matrix of columns and rows and a plurality of external power lines (from  $V_b$ ; see Fig. 1A), the organic light-emitting display being characterized in that (1) each of the external power lines diverts into a plurality of internal power lines (within the pixels; see Fig. 1B), and the pixels in the same column or in the same row are separated into a plurality of groups and the pixels in each group are electrically connected to one of the internal power lines, wherein the internal power lines are electrically connected to the pixels in different groups are separated (see Fig. 1B).

With respect to claim 19, Troutman discloses, in Fig. 1B, that the external power lines are coupled to a power source [ $V_b$ ].

With respect to claim 20, Troutman discloses, in Figs. 1A and 1B, that the power source [ $V_b$ ] supplies an electric current, and the electric current flows through the internal power lines to reach the pixels.

With respect to claim 21, Troutman discloses, in Figs. 1A and 1B, an organic light-emitting display comprising (1) a pixel array having a plurality of data lines [112a, 112b, 112c], a plurality of scan lines [110a, 110b, 110c] and a plurality of first and second pixels arranged in a matrix of columns and rows (see Fig. 1B), wherein each of the first and second pixels is electrically connected to one of the scan lines and one of the data lines correspondingly, (2) a first external power line (from  $V_b$ ; see Figs. 1A and 1B), dividing into a plurality of first internal power lines (within the pixels; see Fig. 1B), wherein each first internal power lines is electrically

Art Unit: 2821

connected to the first pixels in the same column or in the same row, (3) a second external power line (from  $V_b$ ; see Figs. 1A and 1B), dividing into a plurality of second internal power lines (within the pixels; see Fig. 1B), wherein each second internal power lines is electrically connected to the second pixels in the same column or in the same row, wherein the first internal power lines and the second internal power lines are separated (see Fig. 1B), and (4) a power source [ $V_b$ ] electrically connected to the first and second external power lines (see Figs. 1A and 1B).

With respect to claim 22, Troutman discloses, in Figs. 1A and 1B, that each of the first and second pixels comprises (i) a switching transistor [102] having a first drain electrode, a first gate electrode, and a first source electrode, wherein the first drain electrode is coupled to one of the data lines [112], and the first gate electrode is coupled to one of the scan lines [110], (ii) a driving transistor [106] having a second drain electrode, a second gate electrode, and a second source electrode, wherein the second gate electrode is coupled to the first source electrode, and the second source electrode is grounded, (iii) a storage capacitor [104], having a first terminal and a second terminal, wherein the first terminal is coupled to the first source electrode and the second gate electrode, and the second terminal is grounded and coupled to the second source electrode, and (iv) a light-emitting device [108], having an anode and a cathode, wherein the anode is coupled to one of the first and second internal power lines and the cathode is coupled to the second drain electrode.

*Citation of relevant prior art*

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Prior art Wu (U.S. Patent No. 6,710,757 B2) discloses a method of driving an active matrix electro-luminescent display.

***Remarks***

5. Applicant's arguments with respect to amended claims 1, 12 and respective dependent claims 5-10 and 13-17 have been considered but are moot in view of the new ground(s) of rejection.
6. Upon reconsideration, the cited prior art or prior art of record to Troutman is found to disclose all of the limitations recited in all the claims 1-22. Therefore, claims 1-22 are now rejected as being anticipated by the teachings of Troutman (see "Claim Rejections – 35 U.S.C. 102" section for details).

***Inquiry***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thuy V. Tran whose telephone number is (571) 272-1828. The examiner can normally be reached on M-F (8:00 AM -5:00 PM).


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Don Wong can be reached on (571) 272-1834. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2821

system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

12/27/2005



**THUY V. TRAN  
PRIMARY EXAMINER**